Notice of References Cited Application/Control No. 10/604,277 Examiner Binh C. Tat Applicant(s)/Patent Under Reexamination BEDNAR ET AL. Art Unit Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,711,071	03-2004	Mizuno et al.	365/189.09
*	В	US-6,937,496	08-2005	Mizuno et al.	365/115
*	С	US-6,820,240	11-2004	Bednar et al.	716/1
	D	US-			
	E	US-			- ' *
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	K	US-			
	L	US-	:		
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S			10		
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Bednar et al (IEEE Managing Power and Performance for System-on-Chip Designs using Voltage Islands 2002)				
	V					
	w					
	Х					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.